



UNITED STATES PATENT AND TRADEMARK OFFICE

UNITED STATES DEPARTMENT OF COMMERCE
United States Patent and Trademark Office
Address: COMMISSIONER FOR PATENTS
P.O. Box 1450
Alexandria, Virginia 22313-1450
www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
10/679,824	10/06/2003	Robin Rickard	920476-94915	3707
23644	7590	11/20/2008		
BARNES & THORNBURG LLP			EXAMINER	
P.O. BOX 2786			LIU, LI	
CHICAGO, IL 60690-2786			ART UNIT	PAPER NUMBER
			2613	
NOTIFICATION DATE	DELIVERY MODE			
11/20/2008	ELECTRONIC			

Please find below and/or attached an Office communication concerning this application or proceeding.

The time period for reply, if any, is set in the attached communication.

Notice of the Office communication was sent electronically on above-indicated "Notification Date" to the following e-mail address(es):

patent-ch@btlaw.com

Office Action Summary	Application No. 10/679,824	Applicant(s) RICKARD ET AL.
	Examiner LI LIU	Art Unit 2613

-- The MAILING DATE of this communication appears on the cover sheet with the correspondence address --
Period for Reply

A SHORTENED STATUTORY PERIOD FOR REPLY IS SET TO EXPIRE 3 MONTH(S) OR THIRTY (30) DAYS, WHICHEVER IS LONGER, FROM THE MAILING DATE OF THIS COMMUNICATION.

- Extensions of time may be available under the provisions of 37 CFR 1.136(a). In no event, however, may a reply be timely filed after SIX (6) MONTHS from the mailing date of this communication.
- If no period for reply is specified above, the maximum statutory period will apply and will expire SIX (6) MONTHS from the mailing date of this communication.
- Failure to reply within the set or extended period for reply will, by statute, cause the application to become ABANDONED. (35 U.S.C. § 133).

Any reply received by the Office later than three months after the mailing date of this communication, even if timely filed, may reduce any earned patent term adjustment. See 37 CFR 1.704(b).

Status

1) Responsive to communication(s) filed on 30 July 2008.

2a) This action is FINAL. 2b) This action is non-final.

3) Since this application is in condition for allowance except for formal matters, prosecution as to the merits is closed in accordance with the practice under *Ex parte Quayle*, 1935 C.D. 11, 453 O.G. 213.

Disposition of Claims

4) Claim(s) 1-30 and 32-59 is/are pending in the application.

4a) Of the above claim(s) 13-15, 17-19, 33 and 35-59 is/are withdrawn from consideration.

5) Claim(s) _____ is/are allowed.

6) Claim(s) 1-12, 16, 20-30, 32 and 34 is/are rejected.

7) Claim(s) _____ is/are objected to.

8) Claim(s) _____ are subject to restriction and/or election requirement.

Application Papers

9) The specification is objected to by the Examiner.

10) The drawing(s) filed on 30 July 2008 is/are: a) accepted or b) objected to by the Examiner.
Applicant may not request that any objection to the drawing(s) be held in abeyance. See 37 CFR 1.85(a).
Replacement drawing sheet(s) including the correction is required if the drawing(s) is objected to. See 37 CFR 1.121(d).
11) The oath or declaration is objected to by the Examiner. Note the attached Office Action or form PTO-152.

Priority under 35 U.S.C. § 119

12) Acknowledgment is made of a claim for foreign priority under 35 U.S.C. § 119(a)-(d) or (f).

a) All b) Some * c) None of:
 1. Certified copies of the priority documents have been received.
 2. Certified copies of the priority documents have been received in Application No. _____.
 3. Copies of the certified copies of the priority documents have been received in this National Stage application from the International Bureau (PCT Rule 17.2(a)).

* See the attached detailed Office action for a list of the certified copies not received.

Attachment(s)

1) Notice of References Cited (PTO-892)

2) Notice of Draftsman's Patent Drawing Review (PTO-948)

3) Information Disclosure Statement(s) (PTO/SB/08)
Paper No(s)/Mail Date _____

4) Interview Summary (PTO-413)
Paper No(s)/Mail Date _____

5) Notice of Informal Patent Application

6) Other: _____

DETAILED ACTION

Response to Arguments

1. Applicant's arguments with respect to claims 1, 20, 22 and 34 have been considered but are moot in view of the new ground(s) of rejection.

Claim Rejections - 35 USC § 103

2. The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:

(a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negatived by the manner in which the invention was made.

3. Claims 1, 3-9, 11, 12, 16, 20, 22, 23, 27, 28, 32 and 34 are rejected under 35 U.S.C. 103(a) as being unpatentable over Smart et al (US 2002/0041637) in view of Shpantzer et al (US 2002/0186435; hereinafter referred as Shpantzer '435) and Shpantzer (Shpantzer: "A new Generation of Coherent ULH Fiber-Optic Communication", OECC-2000 Conference, 8 July 2008, pages 1-14; hereinafter referred as Shpantzer NPL).

- 1). With regard to claims 1 and 20, Smart et al discloses an apparatus/optical transmitter for generating an optical sub-carrier multiplexed signal (e.g., 311 in Figure 3B, and Figure 9 and 14), comprising

a digital signal processor (e.g., the IFFT 321 and P/S converter 331 in Figure 3B) having a plurality of electrical inputs, in use each receiving an input signal representing data to be carried on a sub-carrier of the optical sub-carrier multiplexed signal (Figures

2 and 3A, [0028] and [0073] etc.), and an electrical output outputting an output signal (the output from the P/S or D/A converter in Figure 3B), and

wherein the output signal of the digital signal processor is the result of a Fourier transform performed on the input signals (Figure 3B, the IFFT performs the Fourier transform).

But, in Figure 3B, Smart does not expressly show: a modulator having an electrical input, in use receiving the output signal from the digital signal processor, and an optical output, in use outputting the optical sub-carrier multiplexed signal; and the modulator utilizes polarization multiplexing.

However, as disclosed by Smart, [0074], the multi-channel medium 112 can be an optical fiber, an optical propagation path, etc., therefore, for the optical transmission via the optical fiber or optical propagation path, it is either obvious to one skilled in the art or inherent that an optical source and modulator (or a directly modulated laser source) must be used in the system for receiving the output signal from the D/A, and outputting the optical sub-carrier multiplexed signal), so that the SCM signals can be transmitted in the optical fiber or optical transmission path.

As to the polarization multiplexing, to combine two optical signals with orthogonal polarizations is well known in the art. Shpantzer '435 teaches such a system (e.g., Figures 4, 5 and 11 etc); and the system and the optical to electrical converter (e.g., 700 in Figure 5 or 1150 in Figure 11) receiving a polarization diverse optical multiplexed signal. (Also note that, Shpantzer '435 teaches the modulator (e.g., Figure 4) having an

electrical input (e.g., the Data Source 370) and an optical output (e.g., 342 in Figure 4) and outputting the optical multiplexed signal).

And Shpantzer NPL also teaches that by using the polarization multiplexing the system capacity can be doubled (pages 4, 6 and 11; 2 bits/symbol QPSK in each polarization, and for two polarizations, 4 bits/symbol, and page 12).

Therefore, it would have been obvious to one of ordinary skill in the art at the time the invention was made to apply a polarization multiplexing scheme as taught by Shpantzer to the system of Dolgonos et al so that the modulator can generate a polarization diverse optical sub-carrier multiplexed signal (or two optical sub-carrier signal with orthogonal polarizations) and then system capacity can be increased.

2). With regard to claim 3, Smart et al and Shpantzer '435 and Shpantzer NPL disclose all of the subject matter as applied to claim 1 above. And Smart et al further discloses a mapper (e.g., 1403 in Figure 14) having an electrical input, in use receiving binary data, and a plurality of electrical outputs connected to the electrical inputs of the digital signal processor, wherein the signals carried by the outputs are a representation of the binary data according to a predetermined modulation format.

3). With regard to claim 4, Smart et al and Shpantzer '435 and Shpantzer NPL disclose all of the subject matter as applied to claims 1 and 3 above. And Smart et al further discloses where the predetermined modulation format is a phase modulation format ([0022] and [0083]).

4). With regard to claim 5, Smart et al and Shpantzer '435 and Shpantzer NPL disclose all of the subject matter as applied to claims 1 and 3 above. And Smart et al

further discloses where the predetermined modulation format is a differential phase modulation format ([0022] and [0083], and claim 20).

5). With regard to claim 6, Smart et al and Shpantzer '435 and Shpantzer NPL disclose all of the subject matter as applied to claims 1 and 3 above. And Smart et al further discloses where the predetermined modulation format is an amplitude modulation format ([0022] and [0083]).

6). With regard to claim 7, Smart et al and Shpantzer '435 and Shpantzer NPL disclose all of the subject matter as applied to claims 1 and 3 above. And Smart et al and Shpantzer '435 and Shpantzer NPL further disclose where the predetermined modulation format is an amplitude and phase modulation format (Shpantzer '435, [0063]).

7. With regard to claim 8, Smart et al and Shpantzer '435 and Shpantzer NPL disclose all of the subject matter as applied to claim 1 above. And Smart et al further discloses the digital signal processor further comprising a serialiser (e.g., P/S 331 in Figure 3B), having a plurality of electrical inputs connected to the electrical outputs of the digital signal processor, and an electrical output in use carrying a signal generated by the serialisation of the signals carried on the plurality of electrical inputs to the serialiser.

8). With regard to claim 9, Smart et al and Shpantzer '435 and Shpantzer NPL disclose all of the subject matter as applied to claim 1 above. And Smart et al further discloses a digital to analogue converter (the D/A in Figure 3B) having an electrical input connected to the electrical output of the digital signal processor, and an electrical

output connected to the modulator (for optical transmission, an optical source and modulator (or a directly modulated laser source) must be used in the system), in use the output of the digital to analogue converter being an analogue representation of the digital input signal.

9). With regard to claims 11 and 12, Smart et al and Shpantzer '435 and Shpantzer NPL disclose all of the subject matter as applied to claim 1 above. And Smart and Shpantzer '435 and Shpantzer NPL et al further disclose wherein the modulator is configured to modulate the amplitude and phase of an optical carrier (Shpantzer '435, [0063]); and wherein the modulator comprises two Mach-Zehnder structures (e.g., 830a and 830b, or 830c and 830d, Figure 4, [0063]), connected to an optical combiner (e.g., Figure 4, 840a or 840b).

10). With regard to claim 16, Smart et al and Shpantzer '435 and Shpantzer NPL disclose all of the subject matter as applied to claim 1 above. And Smart et al further discloses a forward error correction coder (e.g., the FEC 1402 and 1412 in Figure 14) connected to the digital signal processor, in use applying forward error correction coding to the data.

11). With regard to claims 22 and 34, Smart et al discloses an apparatus/receiver for receiving an optical sub-carrier multiplexed signal (e.g., 313 in Figure 3B, and Figure 9), the apparatus comprising

an A/D converter (323 in Figure 3B), in use receiving the sub-carrier multiplexed signal and outputting an electrical signal, and

a digital signal processor (e.g., the P/S 332 and IFFT 334 etc in Figure 3B) having an electrical input, in use receiving the output of the optical to electrical converter, and a plurality of electrical outputs, in use each carrying a signal representing data carried on a sub-carrier of the optical sub-carrier multiplexed signal,

wherein, the outputs of the digital signal processor are the result of a Fourier transform performed on the input signal (the IFFT 324 performs the Fourier transform on the input signal).

But, in Figure 3B, Smart et al does not expressly show the apparatus for receiving a polarization diverse optical sub-carrier multiplexed signal, and an optical to electrical converter, in use receiving a polarization diverse optical sub-carrier multiplexed signal.

However, as disclosed by Smart, [0074], the multi-channel medium 112 can be an optical fiber, an optical propagation path, etc., therefore, for the optical transmission via the optical fiber or optical propagation path, it is either obvious to one skilled in the art or inherent that an optical to electrical converter must be used in the system to convert the optical signal to electrical signal and then to the A/D converter 323, and outputting the electrical signal, so that the optical communication can be utilized, and the SCM signals can be received via the optical fiber or optical transmission path.

As to the polarization multiplexing, to combine two optical signals with orthogonal polarizations is well known in the art. Shpantzer '435 teaches such a system (e.g., Figures 4, 5 and 11 etc); and the system and the optical to electrical converter (e.g., 700

in Figure 5 or 1150 in Figure 11) receiving a polarization diverse optical multiplexed signal.

And Shpantzer NPL also teaches that by using the polarization multiplexing the system capacity can be doubled (pages 4, 6 and 11; 2 bits/symbol QPSK in each polarization, and for two polarizations, 4 bits/symbol, and page 12).

Therefore, it would have been obvious to one of ordinary skill in the art at the time the invention was made to apply a polarization multiplexing scheme as taught by Shpantzer to the system of Dolgonos et al so that the optical to electrical converter receiving a polarization diverse optical sub-carrier multiplexed signal (or two optical sub-carrier signal with orthogonal polarizations) and then system capacity can be increased.

12). With regard to claim 23, Smart et al and Shpantzer '435 and Shpantzer NPL disclose all of the subject matter as applied to claim 22 above. And Smart et al further discloses a decoder ([0086], the FFT also perform the decoding) having a plurality of electrical inputs in use receiving the outputs of the digital signal processor, and an electrical output, in use outputting binary data (also, Figure 15 shows the decoders 1512 and 1522).

13). With regard to claim 27, Smart et al and Shpantzer '435 and Shpantzer NPL disclose all of the subject matter as applied to claim 22 above. And Smart et al further discloses the digital signal processor comprising

a de-serialiser (Figure 3B, P/S 332) having an electrical input receiving the output of the optical to electrical converter and outputting a plurality of signals obtained by the deserialisation of the input,

a Fourier transform unit (the IFFT in Figure 3B) having a plurality of electrical inputs, in use receiving the outputs of the de-serialiser, and a plurality of electrical outputs, in use each carrying a signal representing data carried on a sub-carrier of the optical sub-carrier multiplexed signal,

wherein the electrical outputs of the Fourier transform unit are the result of a Fourier transform performed on the inputs (the IFFT performs the Fourier transform on the inputs).

14). With regard to claim 28, Smart et al and Shpantzer '435 and Shpantzer NPL disclose disclose all of the subject matter as applied to claim 22 above. And Smart et al further discloses a forward error correction decoder connected to the digital signal processor, in use performing error correction on the data ([0082], the demodulator 325 demodulates the carriers to extract the output data; and other conventional operations, such as framing, blocking, and error correction can also be provided).

15). With regard to claim 32, Smart et al and Shpantzer '435 and Shpantzer NPL disclose discloses all of the subject matter as applied to claim 22 above. And Smart et al and Shpantzer '435 and Shpantzer NPL further disclose the apparatus comprising an optical demultiplexer (Shpantzer '435: e.g., the Demux 230 in Figure 2a, and 1102 in Figure 11) having an optical input in use receiving the plurality of optical sub-carrier multiplexed signals (Shpantzer '435: Figures 2 and 11), and a plurality of optical outputs (the outputs from the Demultiplexer in Figure 2 and 11) in use each output carrying at least one of the optical sub-carrier multiplexed signals, wherein the outputs are connected to the receivers (Shpantzer '435: e.g., 1110 in Figure 11).

4. Claims 2, 21 and 26 are rejected under 35 U.S.C. 103(a) as being unpatentable over Smart et al and Shpantzer '435 and Shpantzer NPL as applied to claims 1, 20 and 22 and 23 above, and in further view of Sandell et al (US 2004/0131011).

1). With regard to claims 2 and 21, Smart et al and Shpantzer '435 and Shpantzer NPL disclose all of the subject matter as applied to claims 1 and 20 above. But, Smart et al and Shpantzer '435 and Shpantzer NPL do not expressly disclose where the spacing of the sub-carriers in the sub-carrier multiplexed signal is substantially equal to an integer multiple of $1/(\text{Symbol period})$.

However, the OFDM is used in Smart's system, and Sandell et al teaches that the subcarriers are orthogonal if they are spaced apart in frequency by an interval of $1/T$, where T is the OFDM symbol period. Therefore, it would have been obvious to one of ordinary skill in the art at the time the invention was made to apply the sub-carrier spacing as taught by Sandell et al to the system of Smart et al and Shpantzer '435 and Shpantzer NPL so that the sub-carrier signals are orthogonal and interferences can be reduced.

2). With regard to claim 26, Smart et al and Shpantzer '435 and Shpantzer NPL disclose all of the subject matter as applied to claim 22 above. But, Smart et al and Shpantzer '435 and Shpantzer NPL do not expressly disclose wherein the decoder comprises a maximum likelihood sequence estimation decoder.

However, as disclosed by Sandell the maximum likelihood sequence estimation (MLSE) is the conventional channel estimation technique ([0019]), in which a most probable received sequence is chosen from a set of all possible received sequences.

MLSE decoding can incorporate detailed knowledge of the statistical properties of noise and crosstalk and other channels parameters into the decision process, therefore improving performance in the presence of these impairments.

Therefore, it would have been obvious to one of ordinary skill in the art at the time the invention was made to apply the MLSE technique as widely used in the art to the system of Smart et al and Shpantzer '435 and Shpantzer NPL so that the decoder can efficiently and accurately decode the signals in the present interferences.

5. Claim 10 is rejected under 35 U.S.C. 103(a) as being unpatentable over Smart et al and Shpantzer '435 and Shpantzer NPL as applied to claim 1 above, and in further view of Sandell et al (US 2004/0131011) and Fee (US 2004/0223759).

Smart et al discloses all of the subject matter as applied to claim 1 above. But, Smart does not expressly an electrical signal generator, connected to an input of the modulator, wherein a small depth modulation is imparted on the optical sub-carrier multiplexed output signal.

However, to insert a reference signal or pilot signal to the SCM signal is well known in the art. Sandell et al teaches a electrical signal generator to generate a pilot signal for determining a channel estimate (amplitude change and phase shift etc.) ([008], [0026] and [0030]). But, Sandell et al does not expressly state wherein a small depth modulation is imparted on the optical sub-carrier multiplexed output signal.

Fee, in the same field of endeavor, teaches a monitoring signal with a small depth modulation imparted on the optical carrier output signal (Figures 6-9). By monitor

the modulation tone or the superimposed signal, the signal transmission quality can be deduced and monitored.

Therefore, it would have been obvious to one of ordinary skill in the art at the time the invention was made to apply the reference signal as taught by Sandell et al and Fee to the system of Smart et al and Shpantzer '435 and Shpantzer NPL so that the channel estimation can be readily determined.

6. Claims 24, 25, 29 and 30 are rejected under 35 U.S.C. 103(a) as being unpatentable over Smart et al and Shpantzer '435 and Shpantzer NPL as applied to claim 22 above, and in view of Maltsev et al (US 7,286,609).

1). With regard to claims 24 and 25, Smart et al discloses all of the subject matter as applied to claim 22 above. But, Smart et al and Shpantzer '435 and Shpantzer NPL do not expressly state that the decoder comprising a serialiser having a plurality of inputs receiving the outputs of the digital signal processor, and an output outputting a signal derived by the serialisation of the input signals; and wherein the output data is determined by the comparison of the input signals with a predetermined value.

However, Maltsev et al, in same field of endeavor, teaches a SCM transmission system and method that comprises a decoder (e.g., Decoder 230 and P/S 232 in Figure 2) having a plurality of electrical inputs in use receiving the outputs of the digital signal processor and an electrical output (the output 234 in Figure 2), in use outputting binary data (the output 234 in Figure 2); and the decoder comprising a serialiser (e.g., the P/S transform block 232 in Figure 2) having a plurality of inputs receiving the outputs of the digital signal processor, and an output outputting a signal (the signal 234 in Figure 2)

derived by the serialisation of the input signals; and the output data is determined by the comparison of the input signals with a predetermined value (column 5, line 48-53, column 7, line 31-32, column 8 line 22-42, column 11 line 8, and column 13 line 52-54).

Maltsev et al provides high throughput and reduced interference and less expensive system. Therefore, it would have been obvious to one of ordinary skill in the art at the time the invention was made to apply the receiver structure as taught by Maltsev et al to the system of Smart et al and Shpantzer '435 and Shpantzer NPL so that a high quality and less expensive receiver can be utilized.

2). With regard to claims 29 and 30, Smart et al and Shpantzer '435 and Shpantzer NPL disclose all of the subject matter as applied to claim 22 above. But, Smart et al and Shpantzer '435 and Shpantzer NPL do not expressly disclose the apparatus further comprising apparatus to determine channel state information of the sub-carriers; and wherein the channel state information is utilised by the forward error correction decoder to improve the performance of the error correction.

However, Maltsev et al teaches an apparatus that determines channel state information of the sub-carriers (Figure 2, the channel state information 236 is provided to the SMA 202); and the channel state information is utilised by the forward error correction decoder to improve the performance of the error correction (column 5, line 15-49, and column 2, line 1-24, the SMA controls the decoding of individual ones of the received subcarrier based on the CSI etc.)

Therefore, it would have been obvious to one of ordinary skill in the art at the time the invention was made to apply the channel state information as taught by

Maltsev et al to the system of Smart et al and Shpantzer '435 and Shpantzer NPL so that the decoder can efficiently and accurately decode the signals based on the channel state information etc.

7. Claims 22, 27, 28 and 32 are rejected under 35 U.S.C. 103(a) as being unpatentable over Dolgonos et al (US 2002/0137464) in view of Shpantzer et al (US 2002/0186435; hereinafter referred as Shpantzer '435) and Shpantzer (Shpantzer: "A new Generation of Coherent ULH Fiber-Optic Communication", OECC-2000 Conference, 8 July 2008, pages 1-14; hereinafter referred as Shpantzer NPL).

1). With regard to claim 22, Dolgonos et al discloses an apparatus for receiving an optical sub-carrier multiplexed signal (e.g., Figures 4-7), the apparatus comprising an optical to electrical converter (the O/E transducer 21(i) in Figures 4-7), in use receiving the optical sub-carrier multiplexed signal ([0021], [[0026], [0027] [0034] and [0044] etc.) and outputting an electrical signal, and

a digital signal processor (e.g., 58-68 in Figures 4-7) having an electrical input, in use receiving the output of the optical to electrical converter, and a plurality of electrical outputs (the output from the DFT are parallel signals), in use each carrying a signal representing data carried on a sub-carrier of the optical sub-carrier multiplexed signal, wherein, the outputs of the digital signal processor are the result of a Fourier transform performed on the input signal (the DFT in Figure 4 performs Fourier transform).

But, Dolgonos et al does not expressly disclose that the apparatus for receiving a polarization diverse optical sub-carrier multiplexed signal, and the optical to electrical converter receiving a polarization diverse optical sub-carrier multiplexed signal.

However, to combine two optical signals with orthogonal polarizations is well known in the art. Shpantzer '435 teaches such a system (e.g., Figures 4, 5 and 11 etc); and the system and the optical to electrical converter (e.g., 700 in Figure 5 or 1150 in Figure 11) receiving a polarization diverse optical multiplexed signal.

And Shpantzer NPL also teaches that by using the polarization multiplexing the system capacity can be doubled (pages 4, 6 and 11; 2 bits/symbol QPSK in each polarization, and for two polarizations, 4 bits/symbol, and page 12).

Therefore, it would have been obvious to one of ordinary skill in the art at the time the invention was made to apply a polarization multiplexing scheme as taught by Shpantzer to the system of Dolgonos et al so that the optical to electrical converter receiving a polarization diverse optical sub-carrier multiplexed signal (or two optical sub-carrier signal with orthogonal polarizations) and then system capacity can be increased.

2). With regard to claim 27, Dolgonos et al and Shpantzer '435 and Shpantzer NPL disclose all of the subject matter as applied to claim 22 above. And Dolgonos et al further discloses the digital signal processor comprising

a de-serialiser (e.g., the S/P 65 in Figures 4-7) having an electrical input receiving the output of the optical to electrical converter (the S/P receives the electrical signal) and outputting a plurality of signals obtained by the deserialisation of the input (the outputs from the S/P are parallel signals),

a Fourier transform unit (e.g., DFT in Figures 4-7) having a plurality of electrical inputs, in use receiving the outputs of the de-serialiser, and a plurality of electrical outputs, in use each carrying a signal representing data carried on a sub-carrier of the optical sub-carrier multiplexed signal,

wherein the electrical outputs of the Fourier transform unit are the result of a Fourier transform performed on the inputs (Figures 4-7, the outputs from the DFT are the result of a Fourier transform performed on the inputs).

3). With regard to claim 28, Dolgonos et al and Shpantzer '435 and Shpantzer NPL disclose all of the subject matter as applied to claim 22 above. And Dolgonos et al discloses a decoder (e.g, the Decoder 74 in Figures 4-7) connected to the digital signal processor, in use performing error correction on the data. But, Dolgonos et al does not expressly state that the decoder is a forward error correction decoder.

However, as disclosed by Dolgonos et al, in transmitter, the Coder 32 is "for forward error correction coding" etc., therefore, it is obvious to one skilled in the art that the corresponding Decoder 74 is also for forward error correction, in use performing error correction on the data so that the coded signal by the FEC in transmitter can be decoded in the receiver.

4). With regard to claim 32, Dolgonos et al and Shpantzer '435 and Shpantzer NPL disclose all of the subject matter as applied to claim 22 above. And Dolgonos et al and Shpantzer '435 and Shpantzer NPL further disclose the apparatus comprising an optical demultiplexer (Shpantzer '435: e.g., the Demux 230 in Figure 2a, and 1102 in Figure 11) having an optical input in use receiving the plurality of optical sub-carrier

multiplexed signals (Shpantzer '435: Figures 2 and 11), and a plurality of optical outputs (the outputs from the Demultiplexer in Figure 2 and 11) in use each output carrying at least one of the optical sub-carrier multiplexed signals, wherein the outputs are connected to the receivers (Shpantzer '435: e.g., 1110 in Figure 11).

8. Claims 23-25, 29 and 30 are rejected under 35 U.S.C. 103(a) as being unpatentable over Dolgonos et al and Shpantzer '435 and Shpantzer NPL as applied to claim 22 above, and in view of Maltsev et al (US 7,286,609).

1). With regard to claims 23 and 24, Dolgonos et al and Shpantzer '435 and Shpantzer NPL discloses all of the subject matter as applied to claim 22 above. And Dolgonos et al further discloses the apparatus further comprising a decoder (e.g., Decoder 74 in Figures 4-7) having a plurality of electrical inputs in use receiving the outputs of the digital signal processor and electrical outputs, in use outputting binary data; and the decoder comprising a serialiser (e.g., the P/S 70 in Figures 4-7) having a plurality of inputs receiving the outputs of the digital signal processor, and an output outputting a signal derived by the serialisation of the input signals.

But, in the system of Dolgonos et al (Figure 4-7), the decoder is after the Parallel/Serial converter. However, Maltsev et al teaches a SCM transmission system and method that comprises a decoder (e.g., Decoder 230 and P/S 232 in Figure 2) having a plurality of electrical inputs in use receiving the outputs of the digital signal processor and an electrical output (the output 234 in Figure 2), in use outputting binary data (the output 234 in Figure 2); and the decoder comprising a serialiser (e.g., the P/S transform block 232 in Figure 2) having a plurality of inputs receiving the outputs of the

digital signal processor, and an output outputting a signal (the signal 234 in Figure 2) derived by the serialisation of the input signals.

Maltsev et al provides high throughput and reduced interference and less expensive system. Therefore, it would have been obvious to one of ordinary skill in the art at the time the invention was made to apply the receiver structure as taught by Maltsev et al to the system of Dolgonos et al and Shpantzer '435 and Shpantzer NPL so that a high quality and less expensive receiver can be utilized.

2). With regard to claim 25, Dolgonos et al and Shpantzer '435 and Shpantzer NPL and Maltsev et al disclose all of the subject matter as applied to claims 22 and 23 above. And Dolgonos et al further discloses wherein the output data is determined by the comparison of the input signals with a predetermined value ([0071] and [0078] and claim 31).

3). With regard to claims 29 and 30, Dolgonos et al and Shpantzer '435 and Shpantzer NPL discloses all of the subject matter as applied to claims 22 and 28 above. But, Dolgonos et al does not expressly disclose the apparatus further comprising apparatus to determine channel state information of the sub-carriers; and wherein the channel state information is utilised by the forward error correction decoder to improve the performance of the error correction.

However, Maltsev et al teaches an apparatus that determines channel state information of the sub-carriers (Figure 2, the channel state information 236 is provided to the SMA 202); and the channel state information is utilised by the forward error correction decoder to improve the performance of the error correction (column 5, line

15-49, and column 2, line 1-24, the SMA controls the decoding of individual ones of the received subcarrier based on the CSI etc.)

Therefore, it would have been obvious to one of ordinary skill in the art at the time the invention was made to apply the channel state information as taught by Maltsev et al to the system of Dolgonos et al and Shpantzer '435 and Shpantzer NPL so that the decoder can efficiently and accurately decode the signals based on the channel state information etc.

9. Claim 26 is rejected under 35 U.S.C. 103(a) as being unpatentable over Dolgonos et al and Shpantzer '435 and Shpantzer NPL and Maltsev et al as applied to claims 22 and 23 above, and in view of Sandell (US 2004/0131011).

Dolgonos et al and Shpantzer '435 and Shpantzer NPL and Maltsev et al disclose all of the subject matter as applied to claims 22 and 23 above. But, Dolgonos et al and Shpantzer '435 and Shpantzer NPL and Maltsev et al do not expressly disclose wherein the decoder comprises a maximum likelihood sequence estimation decoder.

However, as disclosed by Sandell the maximum likelihood sequence estimation (MLSE) is the conventional channel estimation technique ([0019]), in which a most probable received sequence is chosen from a set of all possible received sequences. MLSE decoding can incorporate detailed knowledge of the statistical properties of noise and crosstalk and other channels parameters into the decision process, therefore improving performance in the presence of these impairments.

Therefore, it would have been obvious to one of ordinary skill in the art at the time the invention was made to apply the MLSE technique as widely used in the art to

the system of Dolgonos et al and Shpantzer '435 and Shpantzer NPL and Maltsev et al so that the decoder can efficiently and accurately decode the signals in the present interferences.

Conclusion

10. The prior art made of record and not relied upon is considered pertinent to applicant's disclosure.

Yee et al (US 2002/0097469);

Shpantzer et al (US 2002/0145787);

Pan et al (US 6,038,357).

11. Applicant's amendment necessitated the new ground(s) of rejection presented in this Office action. Accordingly, **THIS ACTION IS MADE FINAL**. See MPEP § 706.07(a). Applicant is reminded of the extension of time policy as set forth in 37 CFR 1.136(a).

A shortened statutory period for reply to this final action is set to expire THREE MONTHS from the mailing date of this action. In the event a first reply is filed within TWO MONTHS of the mailing date of this final action and the advisory action is not mailed until after the end of the THREE-MONTH shortened statutory period, then the shortened statutory period will expire on the date the advisory action is mailed, and any extension fee pursuant to 37 CFR 1.136(a) will be calculated from the mailing date of the advisory action. In no event, however, will the statutory period for reply expire later than SIX MONTHS from the date of this final action.

12. Any inquiry concerning this communication or earlier communications from the examiner should be directed to LI LIU whose telephone number is (571)270-1084. The examiner can normally be reached on Mon-Fri, 8:00 am - 5:30 pm, alternating Fri off.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Ken Vanderpuye can be reached on (571)272-3078. The fax phone number for the organization where this application or proceeding is assigned is 571-273-8300.

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see <http://pair-direct.uspto.gov>. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free). If you would like assistance from a USPTO Customer Service Representative or access to the automated information system, call 800-786-9199 (IN USA OR CANADA) or 571-272-1000.

/L. L./
Examiner, Art Unit 2613
November 13, 2008

/Kenneth N Vanderpuye/
Supervisory Patent Examiner, Art Unit 2613